This course shall help you learn SystemVerilog Verification language concepts starting from basics till detailed level. Course videos are structured bottoms-up to help students first learn what is SystemVerilog as a language and why it was needed, along with its differences with Verilog by putting together examples.

After that it covers basic as well as advanced verification concepts for important topics such as OOPs, Ranomization, Functional Coverage and Assertions.

Today any verification TB and methodology makes use of verification language as SystemVerilog. All concepts covered in course are critical for any experienced as well as fresher student to learn to really become productive in creating TBfor a design.

At end of every topic, we go through some interview questions as well.

As pretty much all videos have been recorded from interactive online sessions with students, much more questions are asked and answered then and there itself. So going through course will help you get a detailed perspective about many concepts.